IPC J-STD-030
SEPTEMBER 2005

JOINT INDUSTRY STANDARD

Guideline for Selection and Application of Underfill Material for Flip Chip and Other Micropackages

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2872.

Thank you for your continued support.

©Copyright 2005. IPC, Bannockburn, Illinois. All rights reserved under both international and Pan-American copyright conventions. *Any copying, scanning or other reproduction of these materials without the prior written consent of the copyright holder is strictly prohibited and constitutes infringement under the Copyright Law of the United States.*

ASSOCIATION CONNECTING
ELECTRONICS INDUSTRIES ®

IPC J-STD-030

Guideline for Selection and Application of Underfill Material for Flip Chip and Other Micropackages

Developed by the Underfill Adhesives for Flip Chip Applications Task Group (5-24f) of the Assembly and Joining Processes Committee (5-20) of IPC

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 309S
Bannockburn, Illinois
60015-1219
Tel 847 615.7100
Fax 847 615.7105

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources. While the principal members of the Underfill Adhesives for Flip Chip Applications Task Group (5-24f) of the Assembly and Joining Processes Committee (5-20) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

Assembly & Joining Processes Committee

Chairman
James F. Maguire
Intel Corporation

Vice Chairman
Leo P. Lambert
EPTAC Corporation

Underfill Adhesives for Flip Chip Applications Task Group

Chairman
Brian J. Toleno, Ph.D.
Henkel Corporation

Technical Liaisons of the IPC Board of Directors

Peter Bigelow
IMI Inc.

Sammy Yi
Flextronics International
Rockwell

Underfill Adhesives for Flip Chip Applications Task Group

Steve Adamson, Asymtek
Victor J. Barba, Endicott Interconnect Technologies Inc
Vic Beldavs, GE Healthcare
John Bova, Precision Valve & Automation
Alan M. H. Brewin, National Physical Laboratory
Rich Bushman, 3M Company
George Carson, Ph.D., Henkel Corporation
Marc Carter, RBP Chemical Technology, Inc.
Phillip Chen, L-3 Communications Electronic Systems
Wennei Chen, Northrop Grumman
Michael G. Firmstone, Thermoset - Lord Chemical Products
Joe Fjelstad, Silicon Pipe, Inc.
Ken Gilleo, Ph.D., ET-Trends LLC
Constantino J. Gonzalez, ACME Training & Consulting
Hue T. Green, Lockheed Martin Space Systems Company
Robert H. Hoffman, Asymtek
Kuan-Shaur Lei, Hewlett-Packard Company
Karl I. Loh, Zymet, Inc.
Daniel J. Loskot, Henkel Corporation
Kenneth Manning, Raytheon Company
Steven R. Martell, Sonoscan Inc.
James Minadeo, AI Technologies, Inc.
Neil Murray, TRW/Automotive Electronics Group
David R. Nelson, Raytheon Company
Bruce Oliver, Raytheon Company
Tek Sing Ong, Cookson Electronics
Douglas O. Pauls, Rockwell Collins
Ajith Premasiri, Amtech, Inc.
Michael A. Previti, Cookson Electronics
James E. Rausch, Delphi Electronics and Safety
John H. Rohlfing, Delphi Electronics and Safety
David F. Scheiner, Kester
Jeff Shubrooks, Raytheon Company
Karen A. Tellefsen, Ph.D., Cookson Electronics
Wesley W. Walters, Asymtek
Fonda B. Wu, Raytheon Company
Sarah F. Zarrin, Seagate Technology

This Page Intentionally Left Blank

Table of Contents

1 SCOPE ... 1
1.1 Introduction ... 1
1.2 Purpose ... 1
2 APPLICABLE DOCUMENTS ... 1
2.1 IPC ... 1
2.2 Joint Industry Standard ... 2
2.3 American Society for Testing and Materials (ASTM) ... 2
2.4 Telcordia Technologies, Inc. ... 2
3 TERMS AND DEFINITIONS ... 2
4 BACKGROUND ... 2
4.1 Why Is Underfill Needed? ... 2
4.2 Types of Underfill ... 3
4.2.1 Capillary Underfill ... 3
4.2.2 Fluxing (No-Flow) Underfill ... 4
4.2.3 Removable/Reworkable Underfill ... 4
4.2.4 Molded Underfill ... 4
4.2.5 Preapplied Underfill ... 4
5 DESIGN CONSIDERATIONS ... 5
5.1 Footprint Design ... 5
5.2 Gap Size ... 6
5.3 Pad Redistribution ... 6
6 UNCURED UNDERFILL CHARACTERISTICS ... 6
6.1 Filler Properties ... 6
6.1.1 Filler Size ... 7
6.1.2 Filler Material Type ... 7
6.1.3 Percent by Weight ... 7
6.1.4 Density ... 7
6.2 Prepolymer Properties ... 7
6.2.1 Viscosity ... 7
6.2.2 Gel Time ... 8
6.3 Material Compatibility ... 8
6.3.1 Flux Compatibility ... 8
6.3.2 Board Surface Compatibility ... 9
6.3.3 Component Surface Compatibility ... 10
6.4 Alpha Particle Emissions ... 10
7 MATERIALS PACKAGING, HANDLING AND STORAGE ... 10
7.1 Packaging ... 10
7.1.2 Containers ... 10
7.1.3 Voids/Bubbles in Packed Material ... 10
7.2 Storage Conditions ... 11
7.3 Preconditioning ... 11
7.4 Pot Life ... 11
7.4.1 Viscosity Change ... 11
7.4.2 Flow Rate Change ... 11
7.4.3 Settling Test ... 11
8 APPLICATION PROCESS ... 11
8.1 Preapplication Substrate Preparation ... 12
8.2 Application of Capillary Flow Underfill ... 12
8.2.1 Dispensing Procedures ... 12
8.2.1.1 Dispensing Patterns ... 12
8.2.1.2 Process Parameters ... 13
8.2.2 Application Problems ... 13
8.2.2.1 Air Entrapment ... 13
8.2.2.2 Gravitational Phase Separation ... 14
8.2.2.3 Dynamic Phase Separation ... 14
8.2.2.4 Filtering Phase Separation ... 14
8.3 Application of No-Flow/Fluxing Underfill ... 14
8.3.1 Dispensing Pattern ... 14
8.3.2 Dispense Volume ... 14
8.3.3 Die Placement ... 14
8.3.4 Application Problems ... 15
8.4 Flow Rate ... 15
8.4.1 Dispense Flow Rate Measurement ... 15
8.4.2 Underfill Flow Rate ... 15
8.4.3 Flow-Out and Bleed ... 15
8.5 Spread/Slump ... 16
8.6 Evaluation Methodology ... 16
8.6.1 Acoustic Micro-Imaging ... 16
8.6.2 Assembly to Glass for Flow Visualization ... 16
8.7 Pot Life (In Dispenser) ... 17
9 CURE PROCESS ... 17
9.1 Applied Life (After Dispensing) ... 17
9.2 Cure Process for Capillary Flow Underfill ... 17
9.2.1 Process Parameters ... 17
9.2.2 Cure Schedule ... 17
9.2.3 Heating Rate ... 18
9.2.4 Temperature Sensitivity ... 18
9.3 Cure Process for No-Flow Underfill ... 18
9.4 Void Formation/Outgassing ... 18
9.5 Cure Verification ... 19
10 CURED UNDERFILL CHARACTERISTICS ... 19

10.1 Appearance 19
10.1.1 Fillet Formation 19
10.1.2 Color (Dye/Pigment) 19
10.2 Adhesion 19
10.2.1 Die Shear 20
10.2.2 Tensile Strength (Stud Pull) 20
10.2.3 Lap Shear/Peel Strength 20
10.3 Shrinkage and Induced Stress 20
10.4 Young's Modulus 20
10.5 Coefficient of Thermal Expansion (CTE) 20
10.6 Glass Transition Temperature (T_g) 20
10.7 Chemical Stability 21
10.7.1 Determining Resistance to Solvents 21
10.8 Moisture Absorption 21
10.9 Hydrolytic Stability 21
10.10 Nonnutrient 21
10.11 Surface Insulation Resistance 22
10.12 Electrochemical Migration Resistance 22
10.13 Volume Resistivity 22
10.14 Permittivity (Dielectric Constant) 22

11 WORKMANSHIP 23
11.1 Substrate Preparation 23
11.2 Cleaning Before Underfill 23
11.3 Cleaning After Cure 23

12 RELIABILITY 23
12.1 Ionic Content 23
12.2 Chemical Resistance 23
12.3 Mechanical Integrity 23
12.4 Temperature and Humidity 23
12.5 Post Soldering Processes (Capillary Underfill) 24
12.6 Temperature Cycling 24
12.7 Moisture Resistance 24

13 OTHER CONSIDERATIONS 25
13.1 Reworkability 25
13.1.1 Rework of Adjacent Components 25
13.2 Determination of Cure 25
13.3 Thermal Management 25

14 TROUBLE SHOOTING 25
14.1 Inadequate Flow 25
14.1.1 Viscosity 25
14.1.2 Wetting 25
14.1.3 Mechanical Blockage 25
14.2 Phase Separation 26
14.3 Voids 26
14.3.1 Voids Before Cure 26
14.3.2 Voids After Cure 26
14.4 Inadequate Cure 26
14.5 Poor Adhesion 26
14.6 Thermal Cycle Failure 26

Figures

Figure 1-1 Comparison of Various Sized Array Packages 1
Figure 4-1 Both the Flip-Chip and CSP Underfills in a Flip-Chip CSP Soldered to a PCB 3
Figure 4-2 Example of Epoxy Chemical Reaction 3
Figure 4-3 Image of Needle Dispensing of an Underfill (Bottom Side View) 4
Figure 4-4 Fluxing Underfill Process 4
Figure 4-5 Diagram of a Proposed Preapplied Underfill Process 5
Figure 5-1 Same Device (160 μm pitch - 50 μm gap) Underfilled with Two Materials with Different Filler Particle Sizes. 6
Figure 6-1 Acoustic Image Showing Poor Underfill Wetting Due to Flux Residue 8
Figure 6-2 SEM Image Showing Poor Underfill Adhesion to a Bump Due to Flux Residue 9
Figure 6-3 Acoustic Image Showing Full Delamination (top) and Corner Delamination (bottom) After Humidity Treatment and 3X Reflow at 260°C (as per J-STD-020C) 9
Figure 8-1 Underfill Dispensing 13
Figure 8-2 Examples of Dispensing Patterns (The fillet is shown in a different color for clarity only.) 13
Figure 8-3 Image Showing Both Needle Dispensing and Jetting 13
Figure 8-4 Air Entrapment 13
Figure 8-5 Gravitational Phase Separation 14
Figure 8-6 Dynamic Phase Separation 14
Figure 8-7 Filtering Phase Separation 14
Figure 8-8 Underfill Bleed 15
Figure 9-1 Filler Settling within Underfill 17
Figure 10-1 Underfill Adhesion 20

Tables

Table 10-1 Conditions for Chemical Resistance Testing 21

Guideline for Selection and Application of Underfill Material for Flip Chip and other Micropackages

1 SCOPE

This document provides users of underfill material with guidance in selecting and evaluating underfill material. Underfill material is used to increase reliability of electronic devices by two methods: alleviate CTE mismatch (between the electronic package and the assembly substrate) and/or increase mechanical strength. Materials used in underfill applications should not adversely affect device reliability (e.g., ionic impurities, alpha emitters) nor degrade electrical performance. When correctly selected and applied, underfill material should increase the life of the assembled solder joints.

Types of underfill materials currently available in the market include:

- Capillary Flow Underfill
- No-Flow/Fluxing Underfill
- Removable/Reworkable Underfill
- Molded Underfill (not within scope of document)
- Wafer Applied Underfill (not within scope of document)

1.1 Introduction This guideline covers polymer based underfill materials intended for use in electronic packaging assembly applications to relieve stress on joints that interconnect flip chips (FC), chip scale packages (CSP) and ball grid arrays (BGA) to an interconnecting substrate (see Figure 1-1).



Figure 1-1 Comparison of Various Sized Array Packages

1.2 Purpose The purpose of this document is to help in identifying underfill materials whose properties are compatible with component assembly joints to reduce thermomechanical stress so that performance of the assembly is enhanced. The additional role of underfill is protecting the device from environmental factors and increasing strength. Materials used in underfill applications should not adversely affect device reliability (no ionic impurities and no alpha emitters) nor degrade electrical performance. Evaluation methods are provided in the document that are intended to be used for assessing underfill material performance in specific applications as well as troubleshooting failures and how to avoid failures. This document represents the compiled knowledge and experience of the IPC Underfill Adhesives for Flip Chip Applications Task Group.

2 APPLICABLE DOCUMENTS

2.1 IPC[1]

IPC-T-50 Terms and Definitions for Interconnecting and Packaging Electronic Circuits

IPC-TM-650 Test Methods Manual[2]

2.3.18 Gel Time, Prepreg Materials

2.4.28 Adhesion, Solder Mask (Non-Melting Metals)

2.4.34.1 Solder Paste Viscosity - T-Bar Spindle Method (Applicable at Less Than 300,000 Centipose)

2.4.34.3 Solder Paste Viscosity - Spiral Pump Method (Applicable at Less Than 300,000 Centipose)

2.4.34.4 Paste Flux Viscosity - T-Bar Spindle Method

2.6.1 Fungus Resistance Printed Wiring Materials

2.6.3.1 Moisture and Insulation Resistance - Solder Mask

2.6.3.2 Moisture and Insulation Resistance, Flexible Base Dielectric

2.6.3.3 Surface Insulation Resistance, Fluxes

2.6.14.1 Electrochemical Migration Resistance Test

IPC-SM-782 Surface Mount Design and Land Pattern Standard

IPC-SM-785 Guidelines for Accelerated Reliability Testing of Surface Mount Solder Attachments

IPC-SM-840 Qualification and Performance of Permanent Solder Mask

IPC-9201 Surface Insulation Resistance Handbook

1. www.ipc.org
2. Current and revised IPC Test Methods are available on the IPC website (www.ipc.org/html/testmethods.htm).